


FDMA1029PZ

Dual P-Channel PowerTrench[®] MOSFET

General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.




MicroFET 2x2

Features

■ -3.1 A, -20V. $R_{DS(ON)} = 95 \text{ m}\Omega @ V_{GS} = -4.5V$ $R_{DS(ON)} = 141 \text{ m}\Omega @ V_{GS} = -2.5V$

July 2014

- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- HBM ESD protection level > 2.5kV (Note 3)
- RoHS Compliant
- Free from halogenated compounds and antimony oxides



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DS}	Drain-Source Voltage		-20	V	
V _{GS}	Gate-Source Voltage		±12	V	
I _D	Drain Current – Continuous	(Note 1a)	-3.1	A	
	– Pulsed		-6		
P _D	Power Dissipation for Single Operation	(Note 1a)	1.4	W	
		(Note 1b)	0.7		
T _J , T _{STG}	Operating and Storage Junction Temperat	ure Range	-55 to +150	°C	
Therma	I Characteristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	86 (Single Operation)		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	173 (Single Operation)	°C/M	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	69 (Dual Operation)	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	151 (Dual Operation)		

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity		
029	FDMA1029PZ	7"	8mm	3000 units		

©2009 Fairchild Semiconductor Corporation

FDMA1029PZ Rev.B4(W)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	I	1		1	
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$, $I_{D} = -250 \mu A$	-20			V
Δ <u>BV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = -250 µA, Referenced to 25°C		-12		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -16 V$, $V_{GS} = 0 V$			-1	μA
GSS	Gate-Body Leakage	V_{GS} = ± 12 V, V_{DS} = 0 V			±10	μA
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	-0.6	-1.0	-1.5	V
ΔV _{GS(th)} ΔT _J	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = -4.5 \ V, I_D = -3.1 \ A \\ V_{GS} = -2.5 \ V, I_D = -2.5 \ A \\ V_{GS} = -4.5 \ V, I_D = -3.1 \ A, \ T_J = 125^\circ C \end{array} $		60 88 87	95 141 140	mΩ
J FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -3.1 \text{ A}$		-11		S
Dvnamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -10 V$, $V_{GS} = 0 V$,		540		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		120		pF
C _{rss}	Reverse Transfer Capacitance			100		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -10 V$, $I_D = -1 A$,		13	24	ns
tr	Turn–On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 6 Ω		11	20	ns
d(off)	Turn–Off Delay Time			37	59	ns
t _f	Turn–Off Fall Time			36	58	ns
Q _g	Total Gate Charge	$V_{DS} = -10 V$, $I_{D} = -3.1 A$,		7.0	10	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 V$		1.1		nC
Q _{gd}	Gate-Drain Charge]		2.4		nC

 $V_{GS} = 0 V, I_S = -1.1 A$ (Note 2)

I_F = -3.1 A,

 $dI_F/dt = 100 \text{ A/}\mu\text{s}$

V_{SD}

t_{rr}

 Q_{rr}

Source–Drain Diode Forward

Diode Reverse Recovery Time

Diode Reverse Recovery Charge

Voltage

FDMA1029PZ Dual P-Channel PowerTrench[®] MOSFET

FDMA1029PZ Rev.B4(W)

-0.8

25

9

-1.2

V

ns


nC

Notes:

- R_{0JA} is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0JA} is determined by the user's board design.


 (a) R_{0JA} = 86 °C/W when mounted on a 1 in² pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.
 (b) R_{0JA} = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.

 - (c) $R_{\theta JA}$ = 69 °C/W when mounted on a 1 in² pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For dual operation.
 - (d) $R_{\theta JA}$ = 151 °C/W when mounted on a minimum pad of 2 oz copper. For dual operation.




2. Pulse Test : Pulse Width < 300 us, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.




FDMA1029PZ Rev.B4(W)



FDMA1029PZ Dual P-Channel PowerTrench[®] MOSFET

FDMA1029PZ Rev.B4(W)



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_MLDEB-X06



Semiconductor. The datasheet is for reference information only.

Rev. 168