

## Voltage Detector with Adjustable Delay Time

### Features

- Operate from VCC of 1.2V to 5.5V
- Capacitor-Adjustable Delay
- Active-High/-Low Output Options
- Open-Drain /Push-Pull Output Options
- Detect Voltage Threshold Accurate: 2.5% in full Temperature from -40 °C to +85 °C
- Low Supply Current (2 μA, Typ.)
- Ultra-Small 4-Pin UDFN Package or SOT23-5 Package or SC70-4 package

### Applications

- Computers/Servers/Networking
- Medical Equipment
- Critical μP Monitoring
- Intelligent Instruments
- Set-Top Boxes/Portable Equipment


### Description

The PT7M6518-6550 is a family of small, low-power, voltage-monitoring circuits with adjustable delay time capability. PT7M65xx series features a highly accurate under voltage detector with hysteresis and an externally programmable time delay generator. This combination of features prevents erratic system reset operation.

PT7M65xx series provide external capacitor to adjust for set up delay time.

All series operate from a 1.2V to 5.5V supply voltage and are fully specified over the -40 °C to +85 °C operating temperature range. This family is available in ultra-small 4-pin UDFN (1.6mm x 1.6mm) and SC70-4 and SOT23-5 packages.

### Pin Configuration



### Pin Description

Name	Type	Description
$\overline{\text{RST}}$	O	<b>Active Low Reset Output:</b> RST is asserted to LOW when V <sub>CC</sub> drops below voltage threshold V <sub>TH-</sub> value (PT7M65xxCL/NL). PT7M65xxCL output with push-pull. PT7M65xxNL output with open-drain which requires external pullup resistance.
RST	O	<b>Active High Reset Output.</b> RST is asserted High when V <sub>CC</sub> drops below voltage threshold V <sub>TH-</sub> voltage (PT7M65xxCH). PT7M65xxCH output with push-pull.
GND	P	<b>Ground.</b>
V <sub>CC</sub>	P	<b>Supply Voltage.</b> Operation voltage from 1.2V to 5.5V. By pass 0.1uF ceramic capacitor to GND for noise decoupling.
Cd	I/O	<b>Capacitor Delay.</b> Adjustable. Connect an external capacitor from Cd pin to GND to set the Reset inactive delay time (timeout period) after V <sub>CC</sub> rise over voltage threshold V <sub>TH+</sub> . Do not short Cd pin to GND directly. The delay time equation as $t_{\text{delay}} = \text{Cd} (\mu\text{F}) \times 4 \times 10^6 \mu\text{s} + 40 \mu\text{s}$ .

Table 1 Function comparison

Item	Part No.	Reset Output				Threshold
		Open-Drain		Push-Pull		
		Active high	Active low	Active high	Active low	
1	PT7M65xxCL	-	-	-	√	1.8V to 5.0V in 100mV increments
2	PT7M65xxCH	-	-	√	-	
3	PT7M65xxNL	-	√	-	-	

## Maximum Ratings

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied.....	-40°C to +85°C
Supply Voltage to Ground Potential (V <sub>CC</sub> to GND) .....	-0.3V to +6.0V
DC Input Voltage (All inputs except V <sub>CC</sub> and GND).....	-0.3V to V <sub>CC</sub> +0.3V
DC Output Current (All outputs) .....	20mA
Power Dissipation .....	320mW (Depend on package)

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC Electrical Characteristics


(V<sub>CC</sub> = 1.2V to 5.5V, T<sub>A</sub> = -40~85 °C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25 °C)

Description		Sym.	Test Conditions	Min	Typ.	Max.	Unit
Supply Voltage		V <sub>CC</sub>	T <sub>A</sub> = 0~70 °C	1.0	-	5.5	V
			T <sub>A</sub> = -40~85 °C	1.2	-	5.5	
Supply Current		I <sub>CC</sub>	V <sub>CC</sub> = 3.6V. No load.	-	1.3	3.6	μA
			V <sub>CC</sub> = 5V. No load.	-	2.0	5.0	μA
Output Driving	Output high (push-pull)	V <sub>OH</sub>	V <sub>CC</sub> ≥ 1.8V, I <sub>source</sub> = 1mA	0.8×V <sub>CC</sub>	-	-	V
			V <sub>CC</sub> ≥ 2.5V, I <sub>source</sub> = 3mA	0.8×V <sub>CC</sub>	-	-	
			V <sub>CC</sub> ≥ 4.5V, I <sub>source</sub> = 8mA	0.8×V <sub>CC</sub>	-	-	
	Output low (open-drain or push-pull)	V <sub>OL</sub>	V <sub>CC</sub> ≥ 1.2V, I <sub>sink</sub> = 1mA	-	-	0.3	V
			V <sub>CC</sub> ≥ 2.5V, I <sub>sink</sub> = 4mA	-	-	0.3	
			V <sub>CC</sub> ≥ 4.5V, I <sub>sink</sub> = 9mA	-	-	0.4	
Open-Drain Output Leakage Current		I <sub>LKG</sub>	-	-	-	1	μA
VCC Detect Voltage Threshold		V <sub>TH-</sub>	+25°C	(V <sub>TH-</sub> ) ×0.985	V <sub>TH-</sub>	(V <sub>TH-</sub> ) ×1.015	V
			-40°C~85°C	(V <sub>TH-</sub> ) ×0.975	V <sub>TH-</sub>	(V <sub>TH-</sub> ) ×1.025	
		V <sub>TH+</sub>	+25°C	(V <sub>TH+</sub> ) ×0.985	V <sub>TH+</sub>	(V <sub>TH+</sub> ) ×1.015	
			-40°C~85°C	(V <sub>TH+</sub> ) ×0.975	V <sub>TH+</sub>	(V <sub>TH+</sub> ) ×1.025	
Delay charge current		I <sub>cd</sub>	-	200	250	300	nA
Delay voltage Threshold		V <sub>tcd</sub>	C <sub>delay</sub> rising	0.95	1.00	1.05	V
C <sub>delay</sub> pulldown Resistance		R <sub>cdelay</sub>	-	-	200	500	Ω

**Note:** V<sub>TH+</sub> = 1.05 × V<sub>TH-</sub>. V<sub>TH-</sub> is voltage threshold when V<sub>CC</sub> falls from high to low. V<sub>TH+</sub> is voltage threshold when V<sub>CC</sub> rises from low to high.

## AC Electrical Characteristics

### PT7M65xxNL Timing diagram




(V<sub>CC</sub> = 1.2V to 5.5V, T<sub>A</sub> = -40~85 °C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25 °C)

Sym.	Description	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>PD</sub>	Reset active Propagation Delay		-	50	-	μs
t <sub>delay</sub>	Reset inactive delay time after VCC > V <sub>TH+</sub> (Reset Timeout Period).		-	Cd(μF) × 4 × 10 <sup>6</sup> + 40	-	μs

## Function Description


PT7M65xx has adjustable reset output delay time function throw Cd pin with cap. Internal 250nA sourcing will charge the external cap throw Cd pin when VCC is rise above V<sub>TH+</sub>, and reset output will disalert after Cd pin voltage is reaches 1V. This delay time is t<sub>delay</sub> = Cd (μF) × 4 × 10<sup>6</sup> μs + 40 μs. For example, if Cd = 1nF, the t<sub>delay</sub> = 0.001 × 4 × 10<sup>6</sup> μs + 40 μs = 4040 μs. Cd pin voltage will be discharged when reset output is assert ok at Vcc falls below V<sub>th-</sub>, the discharge resistance is about 200Ω.

### Block Diagram



### Typical Operation Circuit

#### PT7M65xxNL Application Example




**Note:** Capacitor-Adjustable Delay application.

Connect an external capacitor ( $C_{Cd}$ ) from Cd to GND delay period.




$$t_{\text{delay}} = C_d(\mu\text{f}) \times 4 \times 10^6 \mu\text{s} + 40 \mu\text{s}$$

There is a fixed short delay ( $40 \mu\text{s}$ , typ.) for the output deasserting when  $V_{in}$  falls below  $V_{th}$ .

**Mechanical Information**
**TA5 (SOT23-5)**

**Note:**




- 1) Controlling dimensions in millimeters.
- 2) Ref: JEDEC MO-178C/AA

PKG. DIMENSIONS(MM)		
SYMBOL	MIN	MAX
A	1.05	1.25
A1	0.00	0.10
A2	1.05	1.15
b	0.30	0.50
c	0.10	0.20
D	2.82	3.02
E	1.50	1.70
E1	2.65	2.95
e	0.95BSC	
e1	1.80	2.00
L	0.30	0.60
θ	0°	8°

**C4 (SC70-4)**

**Note:**

- 1) Controlling dimensions in millimeters.
- 2) Ref: JEDEC MO-203

PKG. DIMENSIONS(MM)		
SYMBOL	MIN	MAX
A	0.90	1.10
A1	0.00	0.10
A2	0.90	1.00
b	0.15	0.35
c	0.08	0.15
D	2.00	2.20
E	1.15	1.35
E1	2.15	2.45
e	0.65TYP	
e1	1.20	1.40
L	0.26	0.46
$\theta$	0°	8°

**XV (UDFN1.6x1.6-4L)**

**TOP VIEW**

**BOTTOM VIEW**

**SIDE VIEW**

PKG. DIMENSIONS(MM)		
SYMBOL	Min	Max
A	0.45	0.55
A1	0.00	0.05
A3	0.11 REF	
D	1.55	1.65
E	1.55	1.65
b	0.20	0.30
e	0.50 TYP	
L	0.25	0.35

**Notes:**  
 1. Ref: JEDEC MO-287A

**DATE: 06/18/13**
**DESCRIPTION: 4-Pin, UDFN, 1.6X1.6, MIS**
**PACKAGE CODE: XV (XV4)**
**DOCUMENT CONTROL #: PD-2130**
**REVISION: -**

### Ordering Information

Part Number	Package Code	Package
PT7M65xxCLTA5E	TA5	Lead free and Green SOT23-5
PT7M65xxCLC4E	C4	Lead free and Green SC70-4
PT7M65xxCLXVE	XV	Lead Free and Green DFN1.6X1.6-4L
PT7M65xxNLTA5E	TA5	Lead free and Green SOT23-5
PT7M65xxNLXVE	XV	Lead Free and Green DFN1.6X1.6-4L
PT7M65xxNLC4E	C4	Lead free and Green SC70-4
PT7M65xxCHTA5E	TA5	Lead free and Green SOT23-5
PT7M65xxCHXVE	XV	Lead Free and Green DFN1.6X1.6-4L
PT7M65xxCHC4E	C4	Lead free and Green SC70-4

**Notes:**

- “xx” refer to voltage range, see below table 2.
- E = Pb-Free and Green
- Adding X Suffix= Tape/Reel
- Contact Pericom for availability.

**Table 2 Suffix “xx” definition of PT7M65xx**

Suffix xx	V <sub>TH</sub> (V)	Suffix xx	V <sub>TH</sub> (V)	Suffix xx	V <sub>TH</sub> (V)	Suffix xx	V <sub>TH</sub> (V)	Suffix xx	V <sub>TH</sub> (V)
18	1.8	25	2.5	32	3.2	39	3.9	46	4.6
19	1.9	26	2.6	33	3.3	40	4.0	47	4.7
20	2.0	27	2.7	34	3.4	41	4.1	48	4.8
21	2.1	28	2.8	35	3.5	42	4.2	49	4.9
22	2.2	29	2.9	36	3.6	43	4.3	50	5.0
23	2.3	30	3.0	37	3.7	44	4.4		
24	2.4	31	3.1	38	3.8	45	4.5		

Pericom Semiconductor Corporation • 1-800-435-2336 • [www.pericom.com](http://www.pericom.com)

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights of Pericom.